Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gate Level Simulation

Status
Not open for further replies.

fragnen

Full Member level 3
Joined
Apr 3, 2019
Messages
182
Helped
0
Reputation
0
Reaction score
1
Trophy points
18
Activity points
1,299
Do we use .lib for gate level simulation of netlists?
 

Hi,

Gate level simulation of what netlist? Where? With what?

You need to give details.

Are not gate level simulation always done on netlists?

The post was raised for gate level simulation on netlists.

Regards
 

Are not gate level simulation always done on netlists?
The post was raised for gate level simulation on netlists.
No one can understand what you mean.
Express in detail with correct terminology.

Do you mean Gate-Level-HDL which is synthesized from RTL-HDL ?
 

No one can understand what you mean.
Express in detail with correct terminology.

Do you mean Gate-Level-HDL which is synthesized from RTL-HDL ?

After rtls are synthesized using a synthesis tool like Design Compiler of Synopsys, we get a netlist. The simulation of this netlist is called gate level simulation. Is it clear now?
 
Last edited:

After rtls are synthesized using a synthesis tool like Design Compiler of Synopsys, we get a netlist. The simulation of this netlist is called gate level simulation. Is it clear now?

Yes. You need an SDF file to be simulated with the netlist. That's all.
 

Last edited:

It is Gate-Level-HDL.

I don’t think he reaches to SDF annotation.

Simply his purpose requires standard cell library or technology library.

at a bare minimum, a verilog file of the standard cell library is needed. this should be combined with an SDF, otherwise you get some timing model that is not realistics like a unit delay model (ie, every cells takes 1 time unit to compute its output).
 

at a bare minimum, a verilog file of the standard cell library is needed. this should be combined with an SDF, otherwise you get some timing model that is not realistics like a unit delay model (ie, every cells takes 1 time unit to compute its output).

Can a .lib files of a standard cells be used instead of a verilog models of standard cell for gate level simulation?
 

Can a .lib files of a standard cells be used instead of a verilog models of standard cell for gate level simulation?

in theory, yes. lib files do contain the equation of the cell. in practice, no, no simulator that I know of will take a .lib as input
 

in theory, yes. lib files do contain the equation of the cell. in practice, no, no simulator that I know of will take a .lib as input

But the equation in .lib may not be similar to the model file. For example if a D-fliplop is taken its behavioural code is understood as a D-flipflop but the equation of it does not reflect the behaviour of a D-flipflop. A LEC tool can read those equations of cells in a .lib if I am not doing any mistake.
 

But the equation in .lib may not be similar to the model file. For example if a D-fliplop is taken its behavioural code is understood as a D-flipflop but the equation of it does not reflect the behaviour of a D-flipflop. A LEC tool can read those equations of cells in a .lib if I am not doing any mistake.

what do you want me to say? if you try to hack a solution, you get as far as the hack takes you. there are standard ways of doing things, stick to those and you will not have to worry about model incoherence.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top