+ Post New Thread
Results 1 to 9 of 9

12th September 2019, 14:51 #1
 Join Date
 Sep 2019
 Posts
 5
 Helped
 0 / 0
 Points
 29
 Level
 1
[moved] VHDL of input capture and output compare
Hi everyone, I have some problems with the VHDL code of INPUT CAPTURE and OUTPUT COMPARE.
I did the architecture (logical components) of this two modes but I don't know how to describe them in a simple VHDL code.
Can someone help me, please?
Thanks

Advertisement

12th September 2019, 16:13 #2
 Join Date
 Sep 2019
 Posts
 5
 Helped
 0 / 0
 Points
 29
 Level
 1

12th September 2019, 16:25 #3
 Join Date
 Sep 2013
 Location
 USA
 Posts
 7,314
 Helped
 1719 / 1719
 Points
 31,623
 Level
 43
Re: [moved] VHDL of input capture and output compare
You question isn't clear.
What do you mean by input capture and output compare?
If you already have an architecture diagram post it so we have an idea what you are trying to do.
If you just mean a register and a compare then...
Code VHDL  [expand] 1 2 3 4 5 6 7
 register (for capturing) process (clk) begin if (capture_input = '1') then capture_reg <= input_data; end if; end process;
Code VHDL  [expand] 1 2 3 4 5 6 7 8 9
 a compare process (a, b) begin if (a = b) then is_equal <= '1'; else is_equal <= '0' end if; end process;
Both of these are simple VHDL constructs, which can be found on any VHDL tutorial site. You should probably visit one of those sites to learn some VHDL before tackling this project.
   Updated   
Ugh, gated clocks, you should not use gated clocks in an FPGA you'll probably never get the design to work reliably. Make a synchronous design using a single higher speed clock instead of generating a bunch of "clocks" from random signals. You will have more success with the implementation tools for FPGAs if you make a synchronous design.
1 members found this post helpful.

Advertisement

12th September 2019, 16:33 #4
 Join Date
 Sep 2019
 Posts
 5
 Helped
 0 / 0
 Points
 29
 Level
 1
Re: [moved] VHDL of input capture and output compare
The problem is that the test of the homework is to describe in VHDL code the scheme that I sent to you!

Advertisement

12th September 2019, 19:10 #5
 Join Date
 Jun 2010
 Posts
 6,874
 Helped
 2019 / 2019
 Points
 37,911
 Level
 47
Re: [moved] VHDL of input capture and output compare
Theres your answer  it is homework. So you should be researching how to write VHDL, not expecting someone to do it for you.

12th September 2019, 20:10 #6
 Join Date
 Sep 2019
 Posts
 5
 Helped
 0 / 0
 Points
 29
 Level
 1
Re: [moved] VHDL of input capture and output compare
I searched all the day but I really don't know how to do it, this is the reason why I wrote here, for some help.
I hope that someone will help me.

12th September 2019, 20:15 #7
 Join Date
 Jun 2010
 Posts
 6,874
 Helped
 2019 / 2019
 Points
 37,911
 Level
 47
Re: [moved] VHDL of input capture and output compare
There are many VHDL tutorials on the web.

12th September 2019, 21:02 #8
 Join Date
 Sep 2019
 Posts
 5
 Helped
 0 / 0
 Points
 29
 Level
 1
Re: [moved] VHDL of input capture and output compare
Yes, i know. It's very important for me to receive some suggestions about this 2 codes.
As I said one hour ago, I hope that someone will help me.

Advertisement

12th September 2019, 21:58 #9
 Join Date
 Sep 2013
 Location
 USA
 Posts
 7,314
 Helped
 1719 / 1719
 Points
 31,623
 Level
 43
Re: [moved] VHDL of input capture and output compare
ASIC world has a bunch of examples of various blocks that are used to create larger designs.
http://www.asicworld.com/examples/vhdl/index.html
If you can't translate from the blocks in your block diagram to the actual circuits that are required then I see no point in helping further as what you really need help with is learning basic digital design.
+ Post New Thread
Please login