+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Full Member level 4
    Points: 1,228, Level: 7

    Join Date
    Jan 2018
    Posts
    201
    Helped
    1 / 1
    Points
    1,228
    Level
    7

    In PA, if the bias is VDD then how can swing be 2*VDD with inductive load

    Hi, From the below link I read that when we have inductive load, for example, in CS amplifier the output voltage swing can be (2*VDD), if VDD is the supply voltage

    https://forum.allaboutcircuits.com/t...ve-load.90381/

    "For the inductive load, the DC voltage at drain is equal to Vdd. And so the maximum negative voltage swing is from VDD to 0V.
    And so in order to keep the waveform symmetrical we "limit" the positive voltage swing to 2VDD (swing from Vdd to 2Vdd)." - Copied from comments section.

    My question is that could the signal swing can go beyond the supply voltage? I always thought the supply is the maximum limit both including DC+Signal (AC). Please someone explain.

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 16,987, Level: 31
    pancho_hideboo's Avatar
    Join Date
    Oct 2006
    Location
    Real Homeless
    Posts
    2,611
    Helped
    700 / 700
    Points
    16,987
    Level
    31

    Re: In PA, if the bias is VDD then how can swing be 2*VDD with inductive load

    Quote Originally Posted by circuitslave View Post
    My question is that could the signal swing can go beyond the supply voltage?
    Too easy.

    Vout=Vdd - L*dI/dt

    Surely learn very basic things before EDA Tool Play.



    •   AltAdvertisement

        
       

  3. #3
    Full Member level 4
    Points: 1,398, Level: 8

    Join Date
    Jan 2019
    Location
    Belgium
    Posts
    199
    Helped
    83 / 83
    Points
    1,398
    Level
    8

    Re: In PA, if the bias is VDD then how can swing be 2*VDD with inductive load

    Quote Originally Posted by circuitking View Post

    "For the inductive load, the DC voltage at drain is equal to Vdd. And so the maximum negative voltage swing is from VDD to 0V.
    And so in order to keep the waveform symmetrical we "limit" the positive voltage swing to 2VDD (swing from Vdd to 2Vdd)." - Copied from comments section.
    You have the explanation there.

    If you want more insight into such behavior, refer to "Pulse, Digital and Switching Waveform" by Millman and Taub.



--[[ ]]--