+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Newbie level 6
    Points: 112, Level: 1

    Join Date
    Jun 2019
    Posts
    12
    Helped
    0 / 0
    Points
    112
    Level
    1

    How to fix errors in lint summary (check_timing_intent) during synthesis in Genus?

    I am getting following errors in check_timing_intent. Is there a way to fix them in Genus? Or I have to change the RTL?

    Lint summary
    Unconnected/logic driven clocks 0
    Sequential data pins driven by a clock signal 0
    Sequential clock pins without clock waveform 10
    Sequential clock pins with multiple clock waveforms 475
    Generated clocks without clock waveform 0
    Generated clocks with incompatible options 0
    Generated clocks with multi-master clock 0
    Paths constrained with different clocks 0
    Loop-breaking cells for combinational feedback 0
    Nets with multiple drivers 0
    Timing exceptions with no effect 0
    Suspicious multi_cycle exceptions 0
    Pins/ports with conflicting case constants 0
    Inputs without clocked external delays 22
    Outputs without clocked external delays 95
    Inputs without external driver/transition 22
    Outputs without external load 95
    Exceptions with invalid timing start-/endpoints 0

    Total: 719

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 8,683, Level: 22

    Join Date
    Apr 2016
    Posts
    1,823
    Helped
    320 / 320
    Points
    8,683
    Level
    22

    Re: How to fix errors in lint summary (check_timing_intent) during synthesis in Genus

    Did you at least try to understand what these are? Some of these are trivial, takes one command to fix.
    Really, I am not Sam.



    •   AltAdvertisement

        
       

  3. #3
    Newbie level 6
    Points: 112, Level: 1

    Join Date
    Jun 2019
    Posts
    12
    Helped
    0 / 0
    Points
    112
    Level
    1

    Re: How to fix errors in lint summary (check_timing_intent) during synthesis in Genus

    Yes. For I/Os, I know the reasons are in SDC file (I/O delays). But "sequential clock pins..." I couldn`t find out more. Can you shed some light on the causes and commands? Tks!



    •   AltAdvertisement

        
       

  4. #4
    Advanced Member level 5
    Points: 8,683, Level: 22

    Join Date
    Apr 2016
    Posts
    1,823
    Helped
    320 / 320
    Points
    8,683
    Level
    22

    Re: How to fix errors in lint summary (check_timing_intent) during synthesis in Genus

    Quote Originally Posted by asic_architect View Post
    Yes. For I/Os, I know the reasons are in SDC file (I/O delays). But "sequential clock pins..." I couldn`t find out more. Can you shed some light on the causes and commands? Tks!
    Genus documentation covers these, look for a topic called "Checking the Constraints Using the report timing -lint Command"
    Really, I am not Sam.



--[[ ]]--