Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to fix errors in lint summary (check_timing_intent) during synthesis in Genus?

Status
Not open for further replies.

asic_architect

Newbie level 6
Joined
Jun 23, 2019
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
100
I am getting following errors in check_timing_intent. Is there a way to fix them in Genus? Or I have to change the RTL?

Lint summary
Unconnected/logic driven clocks 0
Sequential data pins driven by a clock signal 0
Sequential clock pins without clock waveform 10
Sequential clock pins with multiple clock waveforms 475
Generated clocks without clock waveform 0
Generated clocks with incompatible options 0
Generated clocks with multi-master clock 0
Paths constrained with different clocks 0
Loop-breaking cells for combinational feedback 0
Nets with multiple drivers 0
Timing exceptions with no effect 0
Suspicious multi_cycle exceptions 0
Pins/ports with conflicting case constants 0
Inputs without clocked external delays 22
Outputs without clocked external delays 95
Inputs without external driver/transition 22
Outputs without external load 95
Exceptions with invalid timing start-/endpoints 0

Total: 719
 

Did you at least try to understand what these are? Some of these are trivial, takes one command to fix.
 

Yes. For I/Os, I know the reasons are in SDC file (I/O delays). But "sequential clock pins..." I couldn`t find out more. Can you shed some light on the causes and commands? Tks!
 

Yes. For I/Os, I know the reasons are in SDC file (I/O delays). But "sequential clock pins..." I couldn`t find out more. Can you shed some light on the causes and commands? Tks!

Genus documentation covers these, look for a topic called "Checking the Constraints Using the report timing -lint Command"
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top