Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pcie hard ip altera- latency problem

Status
Not open for further replies.

manush30

Member level 1
Joined
Jul 14, 2016
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
340
Hi,

i'm writing a code to injection data to another board through PCIe.
I'm doing it with Avalon MM master/slave.

The parameters are:

Burstcount- 10h
Readdata -64b

In the Avalon MM, when the read request asserted low then after numbers of clocks the readdatavalid goes high.
After is we can start to read 64b data.

Between the read request and the readatavalid we have ~134 clocks.
Because this latency my SM stuck without receiving any data:(

Thers is an option to decrease this latency?
Maybe, to change parameters at the IP core? (i didn't find it at the datasheet but still keep searching)


Thanks u all
 

I would say there is a problem with your state machine - why cant it cope with a large latency?
 

My state machine working great.

I did simulation and not suffer with such a problem.

If I increase the Burstcount to 64 bit, sometimes it's work and sometimes not.
But still, I need to work with 16b transfer data
 

The latency can vary a lot in the real world, and it seems normal in your case. I think your state machine should be able to handle latencies up to about 10 us.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top