Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Time Constraints in Placement

Status
Not open for further replies.

Dan_Yang

Newbie level 5
Joined
Sep 2, 2019
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
65
Hi,
Do we need to set timing constraints at each stage during physical design (from DC compiler to signoff)
If so, how to set timing constraints during placement? (Also source sdc file?)

Looking forward to your kind help, friends!
 

You don't have to do this .. you read the sdc file at the floorplan stage if you readed the .v design, otherwise you can read the ddc file which includes the constraints info of the design.
 
You don't have to do this .. you read the sdc file at the floorplan stage if you readed the .v design, otherwise you can read the ddc file which includes the constraints info of the design.

For an inexperienced designer/academic exercise, I would say to load one single SDC and use it all the way. In reality, you will see projects that have different SDCs for different implementation stages. One simple example is to prevent certain cells to be used during logic synthesis but later allow them to be used during physical synthesis. People will also play tricks with estimated/propagated clocks and so on...
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top