+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 3
    Points: 86, Level: 1

    Join Date
    Sep 2019
    Posts
    7
    Helped
    0 / 0
    Points
    86
    Level
    1

    Time Constraints in Placement

    Hi,
    Do we need to set timing constraints at each stage during physical design (from DC compiler to signoff)
    If so, how to set timing constraints during placement? (Also source sdc file?)

    Looking forward to your kind help, friends!

    •   AltAdvertisement

        
       

  2. #2
    Newbie level 6
    Points: 109, Level: 1

    Join Date
    Aug 2019
    Posts
    12
    Helped
    2 / 2
    Points
    109
    Level
    1

    Re: Time Constraints in Placement

    You don't have to do this .. you read the sdc file at the floorplan stage if you readed the .v design, otherwise you can read the ddc file which includes the constraints info of the design.


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 5
    Points: 8,973, Level: 22

    Join Date
    Apr 2016
    Posts
    1,880
    Helped
    328 / 328
    Points
    8,973
    Level
    22

    Re: Time Constraints in Placement

    Quote Originally Posted by Abdo_Mgdy View Post
    You don't have to do this .. you read the sdc file at the floorplan stage if you readed the .v design, otherwise you can read the ddc file which includes the constraints info of the design.
    For an inexperienced designer/academic exercise, I would say to load one single SDC and use it all the way. In reality, you will see projects that have different SDCs for different implementation stages. One simple example is to prevent certain cells to be used during logic synthesis but later allow them to be used during physical synthesis. People will also play tricks with estimated/propagated clocks and so on...
    Really, I am not Sam.


    2 members found this post helpful.

--[[ ]]--