Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Different ways of reading design in ICC

Status
Not open for further replies.

Dan_Yang

Newbie level 5
Joined
Sep 2, 2019
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
65
Hi,
I learned there are 2 ways to read designs when we do floorplan.
1. read_verilog...
2.import_designs ... ddc ..

I wonder (1)What's the difference between these two ways?
(2) initial floor plan info generated from DCT is contained in ddc, is it also contained in verilog?

So many thanks!
 

The difference is that if you follow the first way you will have to read the sdc file generated by DC, since if you imported the ddc file you won't have to do this; because ddc file has the constraints information of the design.

I don't understand the second question; DC doesn't do floorplan!
 

DC uses WLM for timing opt, and DC topology will create a virtual floorplan and uses it for opt. And the floorplan info created during DCT is stored in ddc. Did I make mistakes in understanding this ? :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top