How do I design an interdigitated capacitor in HFSS?