+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Member level 1
    Points: 462, Level: 4

    Join Date
    May 2018
    Posts
    34
    Helped
    0 / 0
    Points
    462
    Level
    4

    Two ps/2 ports and a FPGA

    Hi,

    I would use 2 ps/2 (mini din 6 pin) ports with only one FPGA.

    The signal "clock" can be the same for the two ps/2 ports? Can I drive the pins 5 of ps/2 connector with only one FPGA pin?

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 80,296, Level: 69
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    16,292
    Helped
    3694 / 3694
    Points
    80,296
    Level
    69

    Re: Two ps/2 ports and a FPGA

    Hi,

    I don't know. And because of this I'd look into the specifications.
    Mainly:
    * What voltage levels and drive strength is specified for the PS/2.
    * then the FPGA datasheet: is the FPGA able to drive one ... or maybe even two PS/2 in parallel.

    Klaus
    Please don´t contact me via PM, because there is no time to respond to them. No friend requests. Thank you.


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  3. #3
    Super Moderator
    Points: 263,518, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,044
    Helped
    14001 / 14001
    Points
    263,518
    Level
    100

    Re: Two ps/2 ports and a FPGA

    PS/2 data and clock lines are 5V level open collector signals (similar to I2C). Can't share clock between two ports, need to provide level converters for 3.3V FPGA IO.


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  4. #4
    Member level 1
    Points: 462, Level: 4

    Join Date
    May 2018
    Posts
    34
    Helped
    0 / 0
    Points
    462
    Level
    4

    Re: Two ps/2 ports and a FPGA

    Quote Originally Posted by FvM View Post
    PS/2 data and clock lines are 5V level open collector signals (similar to I2C). Can't share clock between two ports, need to provide level converters for 3.3V FPGA IO.
    Can you tell me some circuit to do it?



--[[ ]]--