Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC Sampling and Conversion Sequence

Status
Not open for further replies.

electronicsman

Full Member level 5
Joined
May 4, 2012
Messages
291
Helped
11
Reputation
22
Reaction score
12
Trophy points
1,298
Activity points
3,737
I am not understanding the following concept of ADC sampling and conversion using external trigger. The micro i am referring to is dspic33EP256MC506. There is an external conversion trigger section which states the following
"In an Automatic Sample and Triggered Conversion Sequence, sampling starts automatically after conversion and the conversion starts upon a trigger event from the selected peripheral".
My question is how long does the sampling take place? Does it keeps sampling till the conversion trigger happens? I would like the sampling and conversion going together that is when trigger event happened i want to sample and convert. Please advise.
Q2_E.PNG

There is another section which explains this. So the application has to set the sampling start manually. Am I correct?

Q2_1E.PNG
 
Last edited:

Hi,

You are correct.
* sampling begins after the last conversion ... until the external trigger
* then sampling period ends and the conversion begins.

I would like the sampling and conversion going together
This is only because you don't understand what "sampling" means.
"Sampling" time is the time when the "sampling capacitor" of a sample-and-hold circuit is connected (by an analog switch) with the analog input. During this time the capacitor is charged to the input voltage ... and the capacitor voltage follows the input voltage as long as the trigger signal becomes activated. Then the switch becomes high impedance and thus the voltage at the capacitor "freezes" = hold time = stable voltage during conversion.

Klaus
 

The ASAM with triggered conversion start scheme provides highest throughput and precise acquisition time control in multi channel applications. If you don't like it for some reason, you need to control things manually.

You didn't tell however what's your problem with the suggested scheme. It may be just a misunderstanding.
 

Sorry for the delay in the response. Here is the timing diagram i have drawn in excel. I have doubt on the sampling time. Does the sampling time lasts so long? Please advise.
Q3E.PNG
 

Does the sampling time lasts so long?
With the given timing, yes. But it doesn't imply a problem. In sampling state, the ADC only tracks the input signal and holds the latest value when trigger occurs.
 

So, my final conclusion is that the holding circuit will keep tracking the input signal and it does not have a condition like minimum ADC conversion clock.
Q4_e.PNG
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top