Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Abbreviations of Layers in 65nm LSW

Status
Not open for further replies.

KingDarius6288

Junior Member level 2
Joined
May 10, 2019
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
210
Hi,
how can I find what the abbreviations in LSW in tsmc65nm stand for? Is there any documentation to illustrate?
Thanks
 

Hi,
Can you please elaborate your question?
 

Most of the layer names in TSMC PDKs are actually quite easy to understand - like M1, via1, etc.

If you have questions on layers whose names are not obvious, you can check with the design rule manual, or ask your more senior colleagues.
I don't think TSMC will like it if you start discussing the details of their PDKs in a public forum :)
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top