Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Probing extracted layout NETs and CURRENTs - How to?

Status
Not open for further replies.

CAMALEAO

Full Member level 4
Joined
Jul 29, 2016
Messages
201
Helped
2
Reputation
4
Reaction score
2
Trophy points
18
Activity points
1,868
Hi everyone,

I would like to know if someone could help me. I want to probe dc operating points of extracted view. Do you know how this is done?

Thanks
 

What tools are you using for simulation and extraction? Dependent on that you have different means of back-annotation to your original schematic/layout and can (or cannot) directly probe in the extracted view (PVS/Assura). Using calibre requires a different approach.

Are you doing RC extraction or just capacitive extraction? The latter is a bit simpler as the node names are often consistent. But since you aim for DC operating points, I assume you run R extraction of some kind.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top