pragash
Advanced Member level 2
we know that we need to avoid parasitic capacitance (electric field) and parasitic inductance (magnetic field) on the RF/Microwave circuit layout. My question is, how about the DC layout and the low frequency crystal layout? we often ignore the parastic capacitance and parasitic inductance on DC and crystal oscillator layout. is it ok?