Is there any chance to make JESD204B works with FPGA hava different device clock than ADC but share same sysref and sync clocks?