Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to generate test patterns in TetraMax with hold time violation

Status
Not open for further replies.
S

saicom

Newbie level 2
Joined
Sep 26, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Dear All,
My post-layout netlist has some hold time violation reported by primetime.

I generate test patterns by using hold time ATPG test flow in TetraMax with this netlist and run simulation with SDF.

The simulation is failed.

How to use TetraMax can generate test patterns with netlist that has some hold time violation?

My part of tcl of tetramax:

run_drc
set_faults -mode hold_time
add_delay_paths hold_path_file
add_faults -all
run_atpg
 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top