Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Characteristics of PD output of CDR

Status
Not open for further replies.

usuikazkou

Junior Member level 2
Joined
Oct 4, 2016
Messages
20
Helped
1
Reputation
2
Reaction score
0
Trophy points
1
Activity points
166
Hi guys,
Following figure shows the characteristic of a linear PD [1], What will happened if the phase of the clock is between 0ps~10ps or 90ps~100ps?
Papers and textbooks seldom discussed about it in that situation.

edab.JPG

[1] J. Savoj and B. Razavi, "Design of half-rate clock and data recovery circuits for optical communication systems," Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), Las Vegas, NV, USA, 2001, pp. 121-126.
doi: 10.1145/378239.378366
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top