Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

HSPICE Simulation with PTM FinFET

Status
Not open for further replies.

tareq1232001

Newbie level 1
Joined
Aug 16, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Please for FinFET models (pfet and nfet) , I watched from the comments that their nodes are declared in this order:
D S G1 G2 B

but in PTM-MG FinFET models , nodes are declared in this order:

mnfet d g s x nfet

how can i decared the backgate (double gate)??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top