Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Set timing delay in lattice diamond for MACHXO2

Status
Not open for further replies.
B

beginner_EDA

Full Member level 4
Joined
Aug 14, 2013
Messages
191
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
3,854
Hi,
I would like to know how to set delay in lattice diamond for internal pins as well as for I/O?

I put this inside .sdc file but it is not recognized what other tool like vivado recognize?

set_max_delay -from [get_pins {I_module_a/txdata_reg[8]}] -to [get_pins {I_module_b/ODDRXE_msb}] 2.49

Regards
 

What do you mean “internal pins”? Do you mean module ports? Why do you even need to do that? If you have a clock constraint the tool should take care of meeting timing. Do you maybe need a MULTICYCLE constraint? Also, maybe the signal you’re trying to constrain is getting optimized away.
 

Hi,

How long do you whish the delay to be?

Klaus
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top