Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generated different bit patterns in Cadence Virtuoso

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Dear friends,

I am designing full custom shallow register,
to test my circuit I need clocks and different periodic bit stream, what is the appropriate signal source that support my test ?

Thank you very much
 

Why not use the vector file available in Cadence? I found this nice webpage from Columbia: https://www.bioee.ee.columbia.edu/courses/cad/html/vec.html


Dear Vivekroy

Thank you for your nice help, I will check to see if my ADE simulator support the UltraSim simulator,
meanwhile I read the article, it is very helpful and answer my demand,
only one issue, in this method it is assumed that I give an expected pattern of the output, while I want only to apply inputs and see the output.

Thank you again
 

,
only one issue, in this method it is assumed that I give an expected pattern of the output, while I want only to apply inputs and see the output.
Can't you just skip the output column in the vector file?
 
  • Like
Reactions: Junus2012

    Junus2012

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
Dear friends,

Thank you for your help
Please forgive my stupid question, I am unable to invoke the vector file, how can I edit or call this file from my simulator.
Thank you once again
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top