Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

OpAmp BW for Feedback loop

Status
Not open for further replies.

Seeker_IN

Newbie level 5
Joined
Feb 28, 2017
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
96
Consider the attached schematics, The switching frequency is 250KHz, So, The cross over frequency be 250/5 = 50KHz. My ADC is 12bit able to sample at 1MS/s.(Ignore any other design spec for now). The doubts are below
1. For ADC selection-sampling rate the switching frequency should be considered while determining the sampling rate or the Cross over frequency ?
2. for the buffer used the Bandwidth should be 2 to 5 times the cross over frequency or the switching frequency?
3. In case i want to use current shunt amplifier for current sensing, How to select from the Bandwidth point of view ?

In general i wanted to understand how the Opamp parameter be looked at for converter design - unity gain BW, 3db bandwidth etc, used in control loop ? Capture.PNG
 

1) Both. There is guaranteed to be switching frequency noise. Best to oversample above it if possible and higher sample rate means less delay. Don’t forget that.
2) General ADC good practice is to have an amplifier with higher bandwidth than sample rate for good settling after each sample event.
3) Is current in the feedback loop? Just remember to take gain bandwidth into account. High gain and high bandwidth may require multiple stages.


Plan for analog filtering at the switching frequency and then leave that pole out of your digital loop if needed.
 
The PWM circuit makes no sense as drawn, please review. I guess the µC PWM output should be controlling the switch, not feeding a switch terminal.

It's necessary to analyze the exact low pass transfer function instead of assuming a theoretical "cross over" frequency. If there are PWM residuals left after the filter, the ADC should be synced with the PWM, otherwise expect interferences and alias signal genertion.

The final control loop bandwidth will be established by the control algorithm, according to application requirements and hardware capabilities.
 

The PWM circuit makes no sense as drawn, please review. I guess the µC PWM output should be controlling the switch, not feeding a switch terminal.

It's necessary to analyze the exact low pass transfer function instead of assuming a theoretical "cross over" frequency. If there are PWM residuals left after the filter, the ADC should be synced with the PWM, otherwise expect interferences and alias signal genertion.

The final control loop bandwidth will be established by the control algorithm, according to application requirements and hardware capabilities.
Please treat the schematic as a generic representation. My questions are also more or less to clarify myself on the Bandwidth aspect of the design. please ignore any other specifications for time being
 

Have you run into any specific tradeoffs yet choosing amplifiers?

I ask because for what I care about I don't see a lot of hard choices until about 10mhz and up. See OPA192 for example has low offset v/i, RRIO, RFI hardened etc at 10mhz for <$2.
 

Have you run into any specific tradeoffs yet choosing amplifiers?

I ask because for what I care about I don't see a lot of hard choices until about 10mhz and up. See OPA192 for example has low offset v/i, RRIO, RFI hardened etc at 10mhz for <$2.

No nothing specific.
I wanted to understand what would be optimum value to select for a specific scenario - consider the one i have described initially.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top