Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

copper pour in top layer with vcc net

Status
Not open for further replies.

Nbj123

Junior Member level 1
Joined
Jul 12, 2019
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
164
hello,

I have come across the question that i design one 4 layer PCB and in which by mistake i have done copper pour in Top layer with VCC net.
is this create shorting problem in PCB? or any another problem in PCB?
Please guide me as soon as possible.

Thanks
 

There are no hard rules about this as long as the pour isn't shorting anything out.
Beware of things like metal bodied components or heat sinks that lie against the surface but must not touch VCC.

Brian.
 

Thank u sir for your prompt reply. In this PCB i am facing the issue that my controller get more current. Controller Current consumption is like almost 400mA and as per datasheet controller's consumption is 50mA.
Is this problem is due to copper pour?

Thanks
 

We have no idea of the design of your controller or the exact PCB layout but in general, there are no reasons why you can't use any layer for any connection without problems. Inner layers are usually used for power and ground because they provide some shielding between the outer layers, and so that tracks on the outer layers can more easily be utilized for connecting to components. The increased current you see is almost certainly due to some other effect and not the order of layers.

Brian.
 

yes sir. Actually in PCB Top layer contains signals only but copper pour of top layer is done by VCC net by mistake.

Thank you
 

i design one 4 layer PCB and in which by mistake i have done copper pour in Top layer with VCC net

Should we assume that you ran a DRC check on the final completion of the board design so that all the routed connections match the electrical diagram? If the schematic is correct, there is no reason to assume that there is an error in the PCB side, unless obviously if there is some design error in the electrical schematic side.
 

Technically, if you flood with VCC, as far as signals see it the situation is the same as flooding with GND as they should be at the same signal potential. I'm afraid it looks like some other error is to blame. Is anything mounted flush to the board that might be shorting to the flood area?

Brian.
 

Posting the gerber files might clarify the problem.

We have insufficient information yet. If the PCB is made with correct component definitions and design rules, no short should ever happen. The PCB tool will automatically isolate components from copper pour.

But if your processor has e.g. an exposed pad that isn't correctly described in the component definition, anything may happen.

There are also specific trapdoors of some CAD tools, e.g. if copper pours are not automatically recalculated during the post process.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top