Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What do you mean by Predictive FIFO?

Status
Not open for further replies.

rameshbabur

Newbie level 1
Joined
Oct 24, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Hi,

Can anyone help to explain what a predictive FIFO refers to.
Thanks.
 

Hi,

we need some context.

Where did you read about it? Give a link.

Klaus
 

To increase speed of execution in high performance CPU's, one bottleneck is the "slow" memory access time. So cpu's prefetch the next several instructions from ram in sequential manner.

However it is not necessary that the next few instructions will be in sequence - there could be a conditional jump somewhere. If that happens then entire prefetched opcodes are wasted.

To improve this scenario, some prefetch methods try to 'predict' which path instruction sequence will take, and fill the fifo with those.

That's my theory.

- - - Updated - - -

This could be used for other systems where fore-knowledge of next required data is beneficial.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top