Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How is physical design’s Intel flow different from regular RTL to GDS flow?

Status
Not open for further replies.
A

asic_architect

Newbie level 6
Joined
Jun 23, 2019
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
100
I recently came across the term "Intel PD flow/ Intel flow" during my reading. Could any one shed some light on how it differs from the traditional RTL to GDS flow? Thanks!
 

asic_architect said:
I recently came across the term "Intel PD flow/ Intel flow" during my reading. Could any one shed some light on how it differs from the traditional RTL to GDS flow? Thanks!
Click to expand...

It doesn't. Intel relies on Cadence/Synopsys/Mentor tools like all of us do.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top