+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Newbie level 3
    Points: 64, Level: 1

    Join Date
    Jul 2019
    Posts
    6
    Helped
    0 / 0
    Points
    64
    Level
    1

    Use of hybrid layer in devices

    Hi,
    I want to know the use of hybrid layer in devices!!
    In DRM it is mentioned as : Bulk exposed region,removed SOI
    Please explain!!

    •   AltAdvertisement

        
       

  2. #2
    Full Member level 1
    Points: 1,388, Level: 8

    Join Date
    Mar 2015
    Location
    USA
    Posts
    111
    Helped
    20 / 20
    Points
    1,388
    Level
    8

    Re: Use of hybrid layer in devices

    It sounds like the layer blocks SOI from being underneath the device. They must somehow prevent surface oxidation of the wafer so the device enclosed by this shape sits directly in the bulk (the wafer substrate). This would result in a non-soi device. You might use something like this if you want to control the back gate (body) of the device to adjust threshold voltage as vt in SOI is independent of body bias.



    •   AltAdvertisement

        
       

  3. #3
    Newbie level 3
    Points: 64, Level: 1

    Join Date
    Jul 2019
    Posts
    6
    Helped
    0 / 0
    Points
    64
    Level
    1

    Re: Use of hybrid layer in devices

    Are you saying that devices having SOI layer will not have hybrid layer and vice versa???



    •   AltAdvertisement

        
       

  4. #4
    Junior Member level 2
    Points: 551, Level: 5

    Join Date
    Jun 2017
    Posts
    24
    Helped
    3 / 3
    Points
    551
    Level
    5

    Re: Use of hybrid layer in devices

    Hi,
    If the techology in question is FD-SOI, the hybrid layer represents bulk opening areas on SOI subsrate, thus allowing you to build structures as conventional CMOS without SOI, or PTAP/NTAP connections to supply wells of SOI devices.



--[[ ]]--