Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to read a single 64bit value in 2 clock cycles in verilog

Status
Not open for further replies.

Anonymous98

Newbie level 1
Joined
Jun 28, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
I want to read a 64bit input in 2 clock cycles. i.e. 32bit in 1 clock cycle and the remaining 32bits in 2nd clock cycle. the 32bit is divided into 8bit which serve as input for 4x1 Mux. So 32bit is being read using Mux. But how to read a whole value in 2 clock cycles can someone guide me with it please.
 

what?

Cycle one: read 32 bits
Cycle two: read the other 32 bits
Done.

What's your real question? Do you have any particular hardware in mind, or are you just reading random bits out of the air?

If you've got 64 bits sitting on a port, where's your problem in reading the lower 32 bits and then the upper 32?
 

I would expect two 32 bit registers sampling the input data. Further data processing can be delayed according to your needs which are not very clear yet.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top