Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Avalon MM - using a FIFO with a registered output

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Hello,

I have an Avalon MM interface of which I'm the master.
The data that I want to write to the slave is buffered in a FIFO.
To achieve better timing - I want to use a FIFO with a registered output...but it seems impossible with Avalon MM.

This is because the "waitrequest" Avalon MM signal.
Consider the following scenario:
1. The data bus of the master side uses a FIFO with 2 pipeline stages on the output.
2. The user logic sees the waitrequest signal de-asserted so it starts reading data out of the FIFO.
3. Suddenly the waitrequest signal is asserted and because of the pipeline latency - by the time data gets to the slave it's lost.

I know the AXI standard uses "Register Slices" to handle such scenarios - but what about Avalon ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top