+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Full Member level 2
    Points: 2,388, Level: 11

    Join Date
    Feb 2004
    Location
    Nador City
    Posts
    121
    Helped
    2 / 2
    Points
    2,388
    Level
    11

    D Flip-Flop with Negative-Edge Clock or Positive-Edge Clock

    Hi all,

    i use ise foundation i want to use D Flip-Flop where you can chose with Negative-Edge Clock or Positive-Edge Clock.

    i found FDC_1

    Thank's in advance

    •   AltAdvertisement

        
       

  2. #2
    Full Member level 1
    Points: 2,110, Level: 10

    Join Date
    Aug 2004
    Posts
    118
    Helped
    8 / 8
    Points
    2,110
    Level
    10

    Re: D Flip-Flop with Negative-Edge Clock or Positive-Edge Cl

    Xilinx fpgas dont have different edge triggered FFs. If you say neg edge then it just adds an inverter before the pos edge FF.



    •   AltAdvertisement

        
       

  3. #3
    Full Member level 4
    Points: 2,651, Level: 12
    bibo1978's Avatar
    Join Date
    May 2004
    Posts
    210
    Helped
    12 / 12
    Points
    2,651
    Level
    12

    Re: D Flip-Flop with Negative-Edge Clock or Positive-Edge Cl

    I want to demonstrate that the inverter is not added externally, it is added internall, i.e. through a programmable mux with in the CLB, check out Xilinx FPGA for more details, the main issue here is that the LUT output will suffer very large skew and will affect your design badly.



    •   AltAdvertisement

        
       

  4. #4
    Full Member level 4
    Points: 3,653, Level: 14

    Join Date
    Jan 2004
    Posts
    235
    Helped
    21 / 21
    Points
    3,653
    Level
    14

    Re: D Flip-Flop with Negative-Edge Clock or Positive-Edge Cl

    The clock input of a flip-flop can be inverted or not, without passing via a LUT. For example, in Spartan-III device, at the input of a slice, the clock pass through a programable mux, which select between clk and ~clk (this isn't visible much within the datasheet, but if you look with FPGA editor, it is obvious). However, wether inverted or not, that clock then go to both flip-flop of that slice. So, both FF either use clk or ~clk. The map tool will take cere of this.



  5. #5
    Member level 3
    Points: 2,631, Level: 11

    Join Date
    Dec 2004
    Posts
    58
    Helped
    3 / 3
    Points
    2,631
    Level
    11

    Re: D Flip-Flop with Negative-Edge Clock or Positive-Edge Cl

    The Clcok is one, when u say -ve edge u have already done it in the code, specifying a negative edge triggering by keeping an inverter to the incoming clock.



    •   AltAdvertisement

        
       

  6. #6
    Member level 3
    Points: 1,629, Level: 9

    Join Date
    Mar 2005
    Posts
    59
    Helped
    3 / 3
    Points
    1,629
    Level
    9

    D Flip-Flop with Negative-Edge Clock or Positive-Edge Clock

    hi,
    according to coding style it will give you the flipflop type.
    for example:
    clk'event and clk='1'
    =>pos edge ff
    clk'event and clk='0'
    =>neg edge ff

    with regards,
    kul



--[[ ]]--