Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Coverage improvement from AU.TC faults

Status
Not open for further replies.

aakashaspires

Newbie level 1
Joined
Jun 17, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
I am losing around 38% of my test coverage due to Black Box (11.60%) and Tied Cells (26.56%). I have traced back all the AU.TC faults in the schematic but couldn't found any missing instance that I van add in the netlist and improve the coverage.

Kindly help me with the solution especially for Tied cells, how can I improve the coverage from that?

Thanks,
Akash
 

can you clarify what do you mean by 'tied cells'? are you referring to tie high/tie low cells?
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top