Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vivado Timing Constraint

Status
Not open for further replies.

Mai89

Junior Member level 2
Joined
Jun 5, 2019
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
134
What is meant by "Vivado Timing Constraint " and what is its importance ?
 

What is meant by "Vivado Timing Constraint " and what is its importance ?
At the risk of stating the obvious : It’s a timing constraint. In Vivado. It tells the tools how fast the FPGA has to run. As far as I know there’s nothing explicitly called a “Vivado timing constraint”.
 

What is meant by "Vivado Timing Constraint " and what is its importance ?

It is Xilinx Design Constraint (.xdc) not "Vivado Timing Constraint ", which constrains the FPGA design as stated above.
Read the latest version of UG903 for details on XDCs.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top