+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 1
    Points: 28, Level: 1

    Join Date
    Jun 2019
    Posts
    2
    Helped
    0 / 0
    Points
    28
    Level
    1

    Vivado Timing Constraint

    What is meant by "Vivado Timing Constraint " and what is its importance ?

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 23,818, Level: 37
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,569
    Helped
    1006 / 1006
    Points
    23,818
    Level
    37

    Re: Vivado Timing Constraint

    Quote Originally Posted by Mai89 View Post
    What is meant by "Vivado Timing Constraint " and what is its importance ?
    At the risk of stating the obvious : It’s a timing constraint. In Vivado. It tells the tools how fast the FPGA has to run. As far as I know there’s nothing explicitly called a “Vivado timing constraint”.



    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 4
    Points: 8,404, Level: 21
    Achievements:
    7 years registered Created Blog entry
    dpaul's Avatar
    Join Date
    Jan 2008
    Location
    Germany
    Posts
    1,252
    Helped
    272 / 272
    Points
    8,404
    Level
    21
    Blog Entries
    1

    Re: Vivado Timing Constraint

    What is meant by "Vivado Timing Constraint " and what is its importance ?
    It is Xilinx Design Constraint (.xdc) not "Vivado Timing Constraint ", which constrains the FPGA design as stated above.
    Read the latest version of UG903 for details on XDCs.
    FPGA enthusiast!



--[[ ]]--