Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to ensure the accuracy of static timing analysis (STA) by using .lib

Status
Not open for further replies.
F

fatocean

Newbie
Joined
Feb 27, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
Hi friends,

.lib file typically has a 7X7 table (input transition, load capacitity). However, there are much more input transition and load capacatity points when performing STA analysis.
The more stages, the more inaccuracy as inaccuracy will be more severe at the later stages.

How to ensure the accuracy of STA?

Best,
 

you have to trust that the people that built the .lib file knew what they were doing. it's not only the number of points that matter, but also the range. I have seen a lot of 9x9 and 11x11 tables recently.

that being said, for you most critical path, you can always export the spice netlist and make sure it matches your STA. it usually matches pretty well as a lot of margin is built into the .lib files.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top