Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

There is a question about 'Stability of Integrator'

Status
Not open for further replies.
D

dressler6

Newbie level 6
Joined
May 22, 2019
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
144
aaaaa.jpg

I need a high performance integrator.
And I want to check 'Stability of the integrator block'.
So I designed it like the figure, and assigned it as the STB instance of SPECTRE at the place labeled VAC and simulated it.
Loop gain and phase margin are shown in the figure.

The area marked in red has a gain greater than 0dB.

Should I only get the "phase margin" in red?
If not, how should we check it?
If you have any good documents, please share them.

Thank you.
 

The measurement seems to indicate about 90° phase margin and thus unconditional stability. STB setup looks correct.

The measurement setup seems unreasonably simplified, where's the integrator input and input R. Apparently there's a zero in the loop gain, but no related R.
 

The clasic MILLER integrator has a fedback capacitor and a serie resistor between integrator input and the inv. opamp terminal.
Where is this resistor? Otherwise, the loop gain check is wrong!
 

How do you provide bias to the negative input?
 

At first, it is necessary to show us the complete circuit you are going to use.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top