Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

verilog ams simulation

Status
Not open for further replies.

vicky2904

Newbie level 4
Joined
Feb 8, 2019
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
73
Hi. I have been trying to simulate verilog ams with components coded in verilog, veriloga and analog (pdk given mos).

I have done it and can see the wave forms but there is a problem, the or gate coded in verilog doesn't switch in output waveform window. rest all other gates are fine. Screenshot from 2019-05-09 13:38:21.png

the third waveform is supposed to be or of 1st and 2nd but it is not okay.

the peak voltage of pulse waveform which are inputs to verilog or is .85 V. is there any voltage above which only switching will occur?

I had previously done the same for not gate and it was working fine for 0.85 Volts too.
Or gate verilog code is fine and have verified it using test bench. What would be the possible reason for the wrong result.
 

I had previously done the same for not gate
and it was working fine for 0.85 Volts too.
Or gate verilog code is fine and have verified it using test bench.
I can not understand what you want to mean at all.
Describe grammatically correctly.

Confirm AtoD and DtoA interface elements.
 

I simply meant that if I generate symbol for a verilog code for not gate, it works fine. But when I try the same for or gate, waveforms at output do not switch. The first and second waveform in image in question is input to verilog or and third waveform is output which clearly doesnt react to input chages.

I am using connectlib full fast 18v for interfacing.
 

I simply meant that if I generate symbol for a verilog code for not gate, it works fine.
What do you want to mean by “generate symbol” ?

Do you want to mean generating netlist from symbol ?

What description do you use for not-gate and or-gate ?
gate level HDL(Verilog-D) ?
Verilog-A description ?
Spice description ?
 

What program do you use to simulate VerilogA?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top