Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synthesizing memory as latches

Status
Not open for further replies.
V

vyella1

Newbie level 6
Joined
Jun 15, 2018
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
146
Hi all,
I am designing a decoder and my design uses memory. For some of the memory blocks I am using compiled memories and for other memory blocks I am synthesizing it as flipflops(synthesizing as flipflops increasing area). I am thinking of synthesizing the memory as latches.
Is it ok to synthesize memory as latches?
 

No, it is not. It's a terrible idea. Even discrete latches will be bigger than compiled memory (on a per bit basis), not to mention all the issues with testability of latches.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top