Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Compiler Register Retiming and CDC

Status
Not open for further replies.

mwb

Junior Member level 2
Joined
Jul 20, 2015
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,469
Design Compiler Register Retiming and Synchronization

Hi, I'm using the following command to retime a design in DC:

optimize_registers -sync_transform decompose -async_transform decompose

I now need to change my design in such a way that adds synchronizers for 2 inputs. How can I tell DC not to move the registers in my synchronization circuit? I read the DC retiming manual and it doesn't mention this anywhere.

Thanks
 

Re: Design Compiler Register Retiming and Synchronization

Hi, I'm using the following command to retime a design in DC:

optimize_registers -sync_transform decompose -async_transform decompose

I now need to change my design in such a way that adds synchronizers for 2 inputs. How can I tell DC not to move the registers in my synchronization circuit? I read the DC retiming manual and it doesn't mention this anywhere.

Thanks

put the retiming circuitry in a separate module, don't retime it.
 

Re: Design Compiler Register Retiming and Synchronization

Thanks. Seems obvious now that I think about it, worked.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top