+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Member level 4
    Points: 1,900, Level: 10
    Achievements:
    7 years registered

    Join Date
    Feb 2011
    Posts
    71
    Helped
    0 / 0
    Points
    1,900
    Level
    10

    PCB Layout design to reduce unwanted magnetic coupling

    Hi guys, I know normally you design the noise trace pair(e.g Vdd and Vss) close to each other to reduce the magnetic coupling to other nets, but I do not understand what is the mathematical explanation of why this is helpful to reduce magnetic coupling.

    One thing I can see is that the Vdd/Vss current loop become small, but why small current loop is able to reduce magnetic coupling, I need your help!

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 81,064, Level: 69
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    16,448
    Helped
    3731 / 3731
    Points
    81,064
    Level
    69

    Re: PCB Layout design to reduce unwanted magnetic coupling

    Hi,

    The loop acts like a loop antenna. The bigger the enclosed area the "better" the antenna .... the worse EMI and EMC, because the lower cutoff frequency (HP) becomes lower.

    Additionally when they are close to each other:
    * there is better capacitive coupling
    * the magnetic field of both lines compensate each other ... resulting in lowered series impedance

    Klaus
    Please donīt contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 5
    Points: 14,826, Level: 29

    Join Date
    Apr 2014
    Posts
    2,310
    Helped
    927 / 927
    Points
    14,826
    Level
    29

    Re: PCB Layout design to reduce unwanted magnetic coupling

    Lines closer together -> less self inductance in that loop -> less mutual inductance



--[[ ]]--