+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Member level 4
    Points: 1,802, Level: 9
    Achievements:
    7 years registered

    Join Date
    Feb 2011
    Posts
    69
    Helped
    0 / 0
    Points
    1,802
    Level
    9

    PCB Layout design to reduce unwanted magnetic coupling

    Hi guys, I know normally you design the noise trace pair(e.g Vdd and Vss) close to each other to reduce the magnetic coupling to other nets, but I do not understand what is the mathematical explanation of why this is helpful to reduce magnetic coupling.

    One thing I can see is that the Vdd/Vss current loop become small, but why small current loop is able to reduce magnetic coupling, I need your help!

    •   AltAdvertisment

        
       

  2. #2
    Super Moderator
    Points: 73,950, Level: 66
    Achievements:
    7 years registered
    Awards:
    Most Frequent Poster 3rd Helpful Member

    Join Date
    Apr 2014
    Posts
    14,992
    Helped
    3418 / 3418
    Points
    73,950
    Level
    66

    Re: PCB Layout design to reduce unwanted magnetic coupling

    Hi,

    The loop acts like a loop antenna. The bigger the enclosed area the "better" the antenna .... the worse EMI and EMC, because the lower cutoff frequency (HP) becomes lower.

    Additionally when they are close to each other:
    * there is better capacitive coupling
    * the magnetic field of both lines compensate each other ... resulting in lowered series impedance

    Klaus
    Please don´t contact me via PM, because there is no time to respond to them. No friend requests. Thank you.



    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 5
    Points: 12,930, Level: 27

    Join Date
    Apr 2014
    Posts
    2,001
    Helped
    817 / 817
    Points
    12,930
    Level
    27

    Re: PCB Layout design to reduce unwanted magnetic coupling

    Lines closer together -> less self inductance in that loop -> less mutual inductance



--[[ ]]--