Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Link Training with IO DELAY

Status
Not open for further replies.

beginner_EDA

Full Member level 4
Joined
Aug 14, 2013
Messages
191
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
3,854
Hi,
how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
Any idea or reference design?
Thanks
 

In essence - "link training" is the process of finding the safest sampling point at receiver to avoid timings violations and achieve a robust link.
In the Ultrascale family the recommendation is to use the "bitslice" component.

Google XAPP1274
 
Yes.
The "bitslice" is an IOSERDES, IODELAY and FIFO aggregated into one primitive.
Before Ultrascale - series 7 had these separately.

The new approach is what Xilinx calls: "Native Mode".
The old approach (Series 7) is called: "Component Mode".
You can still use "Component Mode" with Ultrascale - however, it's inadvisable unless you have a good reason to do so...

https://www.youtube.com/watch?v=ihk7YbZqCKA

Enjoy
 
@shaiko
This solution seems like source synchronous. Is there one which is not source synchronous and also support smaller FPGA like artix?
 

What is your communication protocol ?
 

There is no specific protocol. I have just 4 I/O pins on TX end and 4 I/O pins on RX end and using 2 in one direction and remaining 2 on another direction at each end. At the moment I send some known pattern from each end and verify on another end and then send the data and it works at 100 MHz.
 

At 100MHz - why do you want to use a SERDES ?
Why not implement a simple synchronous interface (like SPI) ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top