Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Three-state buffer cell characterization

Status
Not open for further replies.

dr_kca

Junior Member level 3
Joined
Jun 15, 2017
Messages
25
Helped
4
Reputation
8
Reaction score
3
Trophy points
3
Activity points
228
Hi people,

I am currently interested on cell characterization methodologies and looking for ".lib" file creation. I have a little confusion on three state cells.

Let's consider a three-stete buffer cell, I see on several ".lib" files rise and fall transition time w.r.t enable pin. Rise/fall delay/transitions w.r.t to data pin when the enable is activated is very clear metrics with a given output load and input slope. What is the methodology for three state mode rise/fall delay/transition measurement ? Is there a generally accepted output load for testbenches ( like a pull-up for rise and pull down for fall measurements) in the three-state mode characterization. If only a capacitive load is used as the data pin, then there will be no discharging/charging on the output pin and will just keep it's previous value.

thank you !
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top