Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR3 hardware circuit design

Status
Not open for further replies.

samym

Member level 4
Joined
Oct 7, 2010
Messages
77
Helped
13
Reputation
26
Reaction score
13
Trophy points
1,288
Location
india
Activity points
1,660
Hi Friends,

currently i am designing an 64 bit DDR3 with fly by topology. for address and command i have 47ohm far end termination. do we need any termination for clock pairs. also if you have any specific hardware guidelines please let me know other than layout guidelines.

Thanks
 

  • Like
Reactions: samym

    samym

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top