Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Shadow path causing parallel simulation to fail. Serial is passing.

Status
Not open for further replies.
F

finsiherfish

Newbie level 4
Joined
Feb 26, 2019
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
28
Hello,

I'm new to ATPG simulation debug. I heard from my colleague saying there is some kind of shadow path, because of that parallel simulation is failing but serial is passing. Can anyone please give me an idea of what is shadow path and how it will effect the parallel simulation.


Regards,

-finisherfish
 

A shadow flop is a non-scan flop that has the D input
connected to the Q output of a scan flop. Under certain circumstances, such shadow cells are
not loaded correctly in the parallel testbench

Such cells do not cause DRC violations, but the
tool issues the following message when going into atpg mode : // 1 external shadows that use
shift clocking have been identified


If you see this message , it indicates that you have SHADOW cells in your design and that the mismatch that has been reported might be due to this problem

Regards

Chiranjeevi
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top