Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CML buffer advantages for VCO

Status
Not open for further replies.
R

rty94

Guest
Hello,
I would like to ask which are the advantages about using cml as vco buffers.

Thanks in advance!
 

Constant-current operation makes less ground noise on
switching edges, whose ringing can make random or
cyclostationary phase noise.

If trace impedances are low and traces short, CML can
be one of the fastest logic interfaces. However CML is
not exactly standardized, meaning you have to own
both ends (or get lucky). On-chip, probably a winner.

PECL and LVDS are not bad alternatives (better than
bang-bang CMOS anyhow).
 
  • Like
Reactions: rty94

    R

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top