Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Voltage degradation in Hold mode of the bootstrap switch ?

Status
Not open for further replies.

Electric_Shock

Junior Member level 2
Joined
Nov 9, 2017
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
223
I have a problem with the bootstrap switch for ADC. In the sampling phase, output voltage can exactly track to the input voltage. However, when the CLK is low, the switch is off and the output voltage decreases by 3-4mV. The bigger the sampling MOS is, the higher the output voltage decreases by. Can you explain for me? Thank in advance.
Screenshosdft_3.png
 

The effect is called "hold step", happens due to switch charge injection, in other words Cgd respectively Cgs of the switch MOSFET.
 

This is charge injection and clock feedthrough. In a boot-strapped switch, this effect should be largely linear, maybe up to 10bit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top