Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PCB design and schematic for a half bridge power amplifier.

Status
Not open for further replies.

thambiTeaInnumVarala

Newbie level 3
Joined
Mar 17, 2019
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
44
Hi,

I am making a half bridge power amplifier that operates at 24 V.
The bridge has to supply around 3A current to an inductive load (10mH)
The bridge will be controlled using 20kHz PWM from a microcontroller.
I have put a ACS712 current sensor in the load path to give feedaback to the microcontroller.
There is a IRF9Z24 P FET at the top and a IRFZ44 N FET at the bottom.
Both are driven by a single MC34125 Gate driver IC, which has a 12 V power supply.
The gate driver is connected to the microcontroller through a HCPL optocoupler.

I have maintained 80mil track width for the 3A paths, from a online track width calculator.
I have put necessary decoupling capacitors for the optocoupler and the gate driver ic.
There are 2 copper filled ground planes on top layer and bottom layer that I have not shown in the pcb schematic for visibility.

I have made a schematic and circuit diagram that i have linked here.
Pl suggest any modifications or pointers that will improve the circuit.
Thanks.

TIV schematic.pngpcb.png
 

I wonder what MC34125 is, I don't know a gate driver IC of this type.

As for the layout, the traces are surely sufficient for 3A, but using copper pours can considerably reduce the circuit inductance and switching overvoltage.
 

Hi FvM,

I typed MC34125 instead of MC34152 driver by mistake.
Regarding copper pours, I have put ground planes of solid copper on both top and bottom layer.
You have mentioned this reduces circuit inductance. I understand that it is helpful (Reduces oscillations in gate drive path?)
Am I right?

Thanks,

TIV
 

Hi,

My pcb layout recommendation.
* use one side with GND copper pour, with at least as possible other traces.

Please show the complete schematic.

Klaus
 

Thanks for looking at the schematic.
I will keep only one bottom ground plane and remove the top ground one.
I will make a clean schematic and post it here.
Regarding Q2 being permanently on, i will check up on P channel mosfet and reply back.
 

The driver circuit is wrong, you can't drive a 24V supplied PMOS transistor with a 12 V ground referred driver. Q2 will be permanently on.
Hi,
The Pchannel mosfet is connected as follows:
Gate to the driver.
Drain to the Load
Source to +24V.
When the MC34152 pulls its output pin to ground, the connected gate pin will be at -24V with respect to source and mosfet is on.
When the MC34152 drives its output pin to +12V, the connected gate pin will be at -12V with respect to source and mosfet is still on.
I understood the mistake. Will work on correcting it.
Thanks for the pointer.
 

In addition, Vgs of -24V is exceeding the maximum ratings and potentially dangerous for a MOSFET.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top