Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Nand2 gate in magic vlsi

Status
Not open for further replies.
A

abdoboua

Junior Member level 1
Joined
Mar 15, 2019
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
138
I want to know why when I try to simulate the layout using irsim, the output gives me X.
 

Attachments

  • Screenshot from 2019-03-15 10-40-57.png
    Screenshot from 2019-03-15 10-40-57.png
    96.7 KB · Views: 146
  • Screenshot from 2019-03-15 10-42-20.png
    Screenshot from 2019-03-15 10-42-20.png
    94 KB · Views: 141

Seems you didn't apply a stimulus signal?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top