+ Post New Thread
Results 1 to 11 of 11

12th March 2019, 13:29 #1
 Join Date
 Mar 2019
 Posts
 4
 Helped
 0 / 0
 Points
 28
 Level
 1

Advertisment

12th March 2019, 14:06 #2
Re: Help me with the analys of this sequential circuit
Hi,
Can't check pdfs now but from memory, it looks like it might be a ripple counter. Synchronous or asynchronous..., can't say without checking either.

12th March 2019, 14:29 #3
Awards:
 Join Date
 Apr 2014
 Posts
 14,484
 Helped
 3296 / 3296
 Points
 70,792
 Level
 64
Re: Help me with the analys of this sequential circuit
Hi,
Where is the difficulty?
Use a pencil and a sheet of paper.
The start with the first gate: Clk = 0 and D = 0. Unknown output state.
> What happens after the first rising clock edge with the outputs? > now you get known output stages.
These ouputs become the inputs of the next gate.
> What happens with the ouputs of the second gate after the second rising clock edge? They becom known.
These ouputs become the inputs of the next gate.
> What happens with the ouputs of the third gate after the third rising clock edge? They becom known.
These outputs become the input of the first stage.
With 3 FF you get maximum 8 different states.
To create a complete loop of known states you need to assume that there are 7 clock periods (worst case) with unknown states.
(in your case it is less)
And then you need maximum additional 8 clock periods to get a full loop of all known states (in your case it is less)
Show us your drawing...
KlausPlease donīt contact me via PM, because there is no time to respond to them. No friend requests. Thank you.

12th March 2019, 15:09 #4
 Join Date
 Mar 2019
 Posts
 4
 Helped
 0 / 0
 Points
 28
 Level
 1

12th March 2019, 15:21 #5
Awards:
 Join Date
 Apr 2014
 Posts
 14,484
 Helped
 3296 / 3296
 Points
 70,792
 Level
 64
Re: Help me with the analys of this sequential circuit
Hi,
I think a timing diagram is more helpful...
KlausPlease donīt contact me via PM, because there is no time to respond to them. No friend requests. Thank you.

Advertisment

12th March 2019, 16:30 #6
 Join Date
 Jan 2019
 Posts
 61
 Helped
 5 / 5
 Points
 268
 Level
 3
Re: Help me with the analys of this sequential circuit
It is synchronous because all three flip flops use the same clock and the same edge of the clock.
I do not think your truth table Q's are consistent.
First row has QA, QB snd Qc = 0, yielding the D, S, R, J and K you have listed. But the three Q's after the clock will not be 0, 0, 0.
Second row Q's should match the first row Q after the clock, and they do not.
If they did match, then your truth table says the three Qs are always zero.
I think you want to continue your truth table a few more lines.
If you do it in a spreadsheet, you can copy it down as many rows as you like.
The equations are straight forward. D = Qc prior row, S = Qa prior row, toggle = 1 prior row for JK ff if J = 1, etc
I got a repeating pattern regardless of Q at start. It just takes a different number of steps for it to settle down.
If this is studying for the test, its ok to ask the forum.
If this is an actual test, then it is inappropriate to ask the forum, you need to ask your instructor.

13th March 2019, 15:52 #7
 Join Date
 Mar 2019
 Posts
 4
 Helped
 0 / 0
 Points
 28
 Level
 1
Re: Help me with the analys of this sequential circuit
Thank you all for your replys, and dont worry this is an old exam from 2013 im practicing on.
But im still not there yet, i tried to do a timing diagram and im stuck in a loop. All three flip flops are activated on falling edges. But from what i can see Qa have 0 at first tick, that means that S gets 0 and R=1 which means Qb have 0 as output, JK then gets 0 and 1 which sends a 0 to Qc and a 0 to D input and the loop starts again?
Am i on the right track or am i missing something?

13th March 2019, 17:44 #8
 Join Date
 Jan 2008
 Location
 Bochum, Germany
 Posts
 44,024
 Helped
 13394 / 13394
 Points
 252,712
 Level
 100
Re: Help me with the analys of this sequential circuit
First row has QA, QB snd Qc = 0, yielding the D, S, R, J and K you have listed. But the three Q's after the clock will not be 0, 0, 0.
You get either constant 000 or a partly repeating pattern, the repeated states are 100, 010, 001, 100, as indicated by the next state table. A complete state diagram should supplement the next state table.
1 members found this post helpful.

Advertisment

13th March 2019, 19:17 #9
 Join Date
 Mar 2019
 Posts
 4
 Helped
 0 / 0
 Points
 28
 Level
 1
Re: Help me with the analys of this sequential circuit

13th March 2019, 19:32 #10
 Join Date
 Jan 2008
 Location
 Bochum, Germany
 Posts
 44,024
 Helped
 13394 / 13394
 Points
 252,712
 Level
 100
Re: Help me with the analys of this sequential circuit
Yes, correct state diagram.
Where the arrows are only when we get clock is 1

13th March 2019, 23:02 #11
 Join Date
 Jan 2019
 Posts
 61
 Helped
 5 / 5
 Points
 268
 Level
 3
Re: Help me with the analys of this sequential circuit
Agreed
I had an error in my spreadsheet
+ Post New Thread
Please login