Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Single nibble Binary to Hexadecimal 7 Segment decoder for making your own CPLD

Status
Not open for further replies.

1stFalloutBoy

Newbie level 6
Joined
Aug 10, 2017
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
165
I have loads of 9572XL's and have been needing a Binary to Hexadecimal 7 Segment decoder. There used to be loads of these devices but now they are like hens teeth, I haven't yet tried this out in one of my CPLD's but the logic has been tested and it works.

Binary to Hex 7 Segment decoder.jpg

You set the binary values by loading them into D0 through D3.

When enable is low only a '-' will be displayed regardless of what value is loaded when it is driven high the value then shows on the display, this is so you can have a power on state that reflects no value yet being loaded.

Once I have transferred the logic into a CPLD, ill upload the verilog.

I hope this helps someone as I noted a couple of questions regarding this sort of thing previously and saw PIC's mentioned, I will also work on a multi display charlie plexed version but that will be some time off.
 

Here is a reduced logic count version for anyone who is following this.

Binary to Hex 7 Segment decoder Reduced logic count.jpg
 

And I think that this - rev 4 will be the final version unless someone else can see some circuitry that is doubled up.

Binary to Hex 7 Segment decoder Reduced logic count rev 4.jpg

There may be one or possibly even two replicated circuits in there but if there are I can't see them, being able to print it out would be an advantage for doing manual gate reduction but at the moment my printer is out of commission. I'm going to see what Xilinx Vivaldo thinks of the rev 4 schematic, should be done by Wednesday if any ones actually following this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top