Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Area and Power complexity comparison for Network on Chip (NoC) and alternatives

Status
Not open for further replies.

promach

Advanced Member level 4
Joined
Feb 22, 2016
Messages
1,199
Helped
2
Reputation
4
Reaction score
5
Trophy points
1,318
Activity points
11,636
1) Why the comparison below does not take time complexity into consideration ?

2) How to derive the area and power complexity for "Point-to-Point" , "Simple Bus" and "Segmented Bus" ?

3) Why is "Simple Bus" having larger area complexity compared to "Point-to-Point" ?

4) Why three of them having power complexity of O(n*sqrt(n)) ?

dfNft.png
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top