Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Synopsys Technology File (STF)

Status
Not open for further replies.

manpmanp

Newbie level 4
Joined
Sep 16, 2018
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
91
I am using a memory IP block from STM. The manuals of the memory IP has talked a lot about Synopsys Technology File (STF), though, with no info on how and where to use it. Among all files related to the memory IP, I could find a template.stf file.

any idea if Synopsys Technology File (STF) is the same as all *.lib *.db files which can be used in synthesis flow using synopsys design compiler (e.g., design_vision) or is just that abovementioned *.stf file??

Anyone with experience on using a *.stf file in any stage of ASIC flow?

P.S: with *.stf of course I do not mean *.sdf file
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top